



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/723,432	11/25/2003	Astrid Elbe	20046/0200502-US0	6238
7278 75	90 03/14/2006		EXAMINER	
DARBY & DARBY P.C. P. O. BOX 5257			RAHMAN, FAHMIDA	
	NY 10150-5257		ART UNIT	PAPER NUMBER
			2116	

DATE MAILED: 03/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/723,432	ELBE ET AL.			
Office Action Summary	Examiner	Art Unit			
	Fahmida Rahman	2116			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be timular time and will expire SIX (6) MONTHS from cause the application to become ABANDONE!	l. ely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) ⊠ Responsive to communication(s) filed on 11/25 2a) □ This action is FINAL. 2b) ⊠ This 3) □ Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) ⊠ Claim(s) <u>1-13</u> is/are pending in the application. 4a) Of the above claim(s) <u>2-8</u> is/are withdrawn for the structure of the above claim(s) <u>1 and 9-13</u> is/are rejected. 7) □ Claim(s) <u>1 and 9-13</u> is/are rejected to. 8) □ Claim(s) <u>are subject to restriction and/or the structure of the application.</u>	from consideration.				
Application Papers	,				
9)☑ The specification is objected to by the Examine 10)☑ The drawing(s) filed on 25 November 2003 is/an Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction 11)☐ The oath or declaration is objected to by the Examine 11.	re: a) \square accepted or b) \boxtimes objected are along as accepted or b) so be held in abeyance. See ion is required if the drawing(s) is object.	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
a) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Application rity documents have been received a (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 11/25/2003. 	Paper No(s)/Mail Da				

Art Unit: 2116

DETAILED ACTION

1. Claims 1-13 are pending.

Information Disclosure Statement

The information disclosure statement (IDS) submitted on 11/25/2003 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Priority

If applicant desires to claim the benefit of a prior-filed application under 35 U.S.C.120, a specific reference to the prior-filed application in compliance with 37 CFR 1.78(a) must be included in the first sentence(s) of the specification following the title or in an application data sheet. For benefit claims under 35 U.S.C. 120, 121 or 365(c), the reference must include the relationship (i.e., continuation, divisional, or continuation-in-part) of the applications.

If the instant application is a utility or plant application filed under 35 U.S.C. 111(a) on or after November 29, 2000, the specific reference must be submitted during the pendency of the application and within the later of four months from the actual filing date of the application or sixteen months from the filing date of the prior application. If the application is a utility or plant application which entered the national stage from an international application filed on or after November 29, 2000, after compliance with 35

Application/Control Number: 10/723,432

Art Unit: 2116

U.S.C. 371, the specific reference must be submitted during the pendency of the application and within the later of four months from the date on which the national stage commenced under 35 U.S.C. 371(b) or (f) or sixteen months from the filing date of the prior application. See 37 CFR 1.78(a)(2)(ii) and (a)(5)(ii). This time period is not extendable and a failure to submit the reference required by 35 U.S.C. 119(e) and/or 120, where applicable, within this time period is considered a waiver of any benefit of such prior application(s) under 35 U.S.C. 119(e), 120, 121 and 365(c). A benefit claim filed after the required time period may be accepted if it is accompanied by a grantable petition to accept an unintentionally delayed benefit claim under 35 U.S.C. 119(e), 120, 121 and 365(c). The petition must be accompanied by (1) the reference required by 35 U.S.C. 120 or 119(e) and 37 CFR 1.78(a)(2) or (a)(5) to the prior application (unless previously submitted), (2) a surcharge under 37 CFR 1.17(t), and (3) a statement that the entire delay between the date the claim was due under 37 CFR 1.78(a)(2) or (a)(5) and the date the claim was filed was unintentional. The Director may require additional information where there is a question whether the delay was unintentional. The petition should be addressed to: Mail Stop Petition, Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If the reference to the prior application was previously submitted within the time period set forth in 37 CFR 1.78(a), but not in the first sentence(s) of the specification or an application data sheet (ADS) as required by 37 CFR 1.78(a) (e.g., if the reference was submitted in an oath or declaration or the application transmittal letter), and the

Application/Control Number: 10/723,432 Page 4

Art Unit: 2116

information concerning the benefit claim was recognized by the Office as shown by its

inclusion on the first filing receipt, the petition under 37 CFR 1.78(a) and the surcharge

under 37 CFR 1.17(t) are not required. Applicant is still required to submit the reference

in compliance with 37 CFR 1.78(a) by filing an amendment to the first sentence(s) of the

specification or an ADS. See MPEP § 201.11.

Drawings

Figure 6 and 7 should be designated by a legend such as -- Prior Art-- because only that

which is old is illustrated.

See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are

required in reply to the Office action to avoid abandonment of the application. The

replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as

per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the

changes are not accepted by the examiner, the applicant will be notified and informed of

any required corrective action in the next Office action. The objection to the drawings

will not be held in abeyance.

Claim Objections

Claims 2-8,12 are objected because of the following informalities:

Claims 2-8 requires the electronic circuit of claim 1 with a controllable oscillator.

Page 5

However, claim 1 recites the controllable oscillator as an alternative to external clock

input. Either controllable oscillator or external clock is required in claim 1. Examiner

found the reference that teaches external clock input. Thus, claims 2-8 that recite the

controllable oscillator have not treated on the merits.

Claim 12 recites "each peripheral unit" in line 1. However, the parent claim 1 recites only

one peripheral unit. For the rest of the office action, it is assumed that claim 12 depends

on claim 11, since claim 11 recites the plurality of peripheral units.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Patentability shall not be negatived by the manner in which the invention was made.

Claims 1 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Williams et al (US Patent 5708801).

For claim 1, Williams et al teach the following limitations:

An electronic circuit (Fig 1) comprising:

Art Unit: 2116

a peripheral unit (15) having a clock connection (CHIP CLOCK) and a data connection

("DATA"), said clock connection being connected to an external clock input (CHIP

CLOCK is external), so that the peripheral unit receives a second clock which is

relatively prime with respect to the first clock and whose clock frequency has no

common divisor with the first clock (lines 58-59 of column 2 mention that the ratio can

be 2:1, 3:2, 4:3. Thus, when the clock frequencies are chosen as 3 MHz and 4 MHz,

there is no common divisor. The frequencies would be prime with respect to each

other);

synchronization means (14 and 16) comprising a first and a second data connection

(DATA is shown as two way connection in Fig 1 for receiving and transmitting data on

the bus. Thus, it has at least two connection with bus), said first data connection being

connected to said data connection of said peripheral unit (Fig 1);

and a data bus (11) being connected to said data connection of said central processing

unit (BUS has to connect with processor to transfer BUS data to processor) and to said

second data connection of said synchronization means (bus is connected to 14 and 16).

Williams et al do not explicitly mention the following limitations:

Art Unit: 2116

a central processing unit having a clock connection for receiving a first clock and a data

connection. Fig 1 of Williams et al does not show the CPU though it shows the BUS and

data transfer between BUS and peripheral chip.

The BUS must be connected to a processor for processing the transferred data from

chip to BUS. Thus there must be a CPU that is able to process the data in BUS. It is not

mentioned that BUS clock is connected to the processor clock. However, BUS clock is

often connected to processor clock in the simplified data processing system.

For claim 13, Williams et al teach a method of controlling an electronic circuit (abstract)

having a central processing unit (BUS 11 must be connected to a CPU, since the

system is a data communication system) and a peripheral unit (15) being connected to

each other via a data bus (11), comprising:

clocking said central processing unit by a first clock ("BUS CLOCK");

clocking said peripheral unit by a second clock which is different from the first clock

("CHIP CLOCK"), so that the clock frequency of the second clock is relatively prime with

respect to the clock frequency of the first clock (lines 58-59 of column 2 mention that the

ratio can be 2:1, 3:2, 4:3. Thus, when the clock frequency are chosen as 3 MHz and 4

MHz, there is no common divisor. The frequencies would be prime with respect to each

other);

and synchronizing data transmitted between said central processing unit and said

Page 8

peripheral unit via said data bus (Fig 1 shows the synchronizing circuitry 16).

Claims 9-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Williams et

al (US Patent 5708801), in view of applicant's admission of prior art.

For claim 9, applicant admits that conventional circuitry of Fig 6 is a cryptography

controller.

It would have been obvious for one ordinary skill in the art at the time the invention was

made to combine the teachings of Williams et al and Applicant's Admission of Prior Art.

One ordinary skill in the art would have been motivated to have the cryptography

controller, since cryptography is very useful tool for ensuring security.

For claim 10, AAPA shows 920a and 920b as coprocessors. Since, Fig 6 is a

cryptography controller, it must process some cryptographic algorithm.

For claim 11, Fig 6 of AAPA comprises two coprocessors. However, AAPA does not

mention that the peripheral unit being connected to oscillator.

Examiner takes an official notice that coprocessor connected to controllable oscillator is

well known in the art.

One ordinary skill in the art would have been motivated to connect controllable oscillator

to coprocessor, since controllable oscillator produce clock to operate the coprocessors.

For claim 12, the two coprocessors operate in parallel performing various tasks as

mentioned in [0012] of AAPA. Since Fig 6 shows the cryptography controller, the tasks

should be encrypting/decrypting.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Fahmida Rahman whose telephone number is 571-272-

8159. The examiner can normally be reached on Monday through Friday 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Lynne Browne can be reached on 571-272-3670. The fax phone number for

the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/723,432 Page 10

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Fahmida Rahman Examiner Art Unit 2116

THUAN N. DU